Next: Register and Net, Main: Supported Constructs, Previous: Module

Parameter Declaration

Constants can be declared in Verilog using the parameter declaration. The user can choose the Verilog parameter to be translated to a generic in the entity declaration or a constant in the architecture block declaration.

Phone: 540-953-3390 | Email: Sales Office

Home | Timing Diagram Editor | Verilog Simulator | VHDL Verilog TestBench Generator
About SynaptiCAD

COPYRIGHT 2019, SYNAPTICAD SALES, INC., ALL RIGHTS RESERVED.