Next: Product Description

Verilog to VHDL translation

Please read the HDL Interoperability FAQ before continuing with the documentation of VHDL2Verilog!

• Product Description
• The V2V Advantage
• Supported Constructs
  • Objects and Types
  • Module
  • Parameter Declaration
  • Module Instantiation
  • Gate Instantiation
  • Always Statement
  • Initial Statement
  • Conditional 'if-else-if'Statement
  • Conditional 'case' Statement
  • Conditional 'casex' and 'casez' Statement
  • Looping Statements
  • Continuous Assignments
  • Procedural Assignments
  • Non-blocking Procedural Assignment
  • Compiler Directives
  • User-defined Tasks and Functions
  • System Tasks and Functions
  • List of Unsupported Constructs
• Translation Examples

Phone: 540-953-3390 | Email: Sales Office

Home | Timing Diagram Editor | Verilog Simulator | VHDL Verilog TestBench Generator
About SynaptiCAD

COPYRIGHT 2019, SYNAPTICAD SALES, INC., ALL RIGHTS RESERVED.