This tutorial covers generating SDC timing constraints from a timing diagram. We will be modeling the timing surrounding an FPGA in a Histogram Circuit which includes external clocks, controlling an ADC, and working with a Synchronous SRAM. You will need a valid license or evaluation license to complete the tutorial.